Loading
Comprehensive USB 3.0 eLearning Course

View all eLearning Courses

PCI Express Courses
Comprehensive PCI Express 3.1 eLearning Course
Mobile PCI Express (M-PCIe) eLearning Course
Fundamentals of PCI Express eLearning Course
Intro to PCI Express IO Virtualization eLearning Course
USB Courses
Comprehensive USB 3.0 eLearning Course
Comprehensive USB 2.0 Embedded System Architecture
x86 Architecture Courses
Intro to 32/64-bit x86 Architecture eLearning Course
Fundamentals of Intel QPI eLearning Course
ARM Courses
Comprehensive ARM Architecture eLearning Course
ARM Accredited Engineer eLearning Course
ARM Accredited MCU Engineer eLearning Course
Fundamentals of ARMv8-A eLearning Course
Fundamentals of ARM Architecture
Memory Courses
Modern DRAM (DDR4 / DDR3 / LPDDR3 / LPDDR2) eLearning Course
Storage Courses
NVM Express 1.1a eLearning Course
Comprehensive SAS Architecture eLearning Course
Comprehensive SATA Architecture eLearning Course
Virtualization Courses
Comprehensive PC Virtualization eLearning Course
Intro to Virtualization Technology eLearning Course



Comprehensive USB 3.0 eLearning Course

Instructor(s): Don Anderson
Number of Modules: 23
Subscription Length: 90 days

Course Price
$895.00



Comprehensive USB 3.0 Technology

What's Included?

USB 3.0 eLearning modules
(unlimited access for 90 days)
PDF of Course Slides
(yours to keep, does not expire)
USB 3.0 eBook
(yours to keep, does not expire)

Benefits of eLearning:

  • Access to the Instructor - Ask questions to the MindShare Instructor that taught the course
  • Cost Effective - Get the same information delivered in a live MindShare class at a fraction of the cost
  • Available 24/7 - MindShare eLearning courses are available when and where you need them
  • Learn at Your Pace - MindShare eLearning courses are self-paced, so you can proceed when you're ready

Who Should View?

This in-depth course is designed with the hardware or software engineer in mind. The course contains practical examples of USB 3.0 transactions and error conditions. It describes all the rules required for a host and device to be specification compliant.

Course Outline:

  • Chapter 1: Course Outline and USB 3.0 Motivation
    - Covers the outline and objectives of the course as well as discusses the shortcomings of USB 2.0 and motivation for USB 3.0
  • Chapter 2 Part 1: USB 2.0 Review
    - Provides an overview of the USB 2.0 topology, the basics of device endpoints and an intro to the default control endpoint (EP0)
  • Chapter 2 Part 2: USB 2.0 Review
    - Defines the characteristics of bulk, interrupt and isochronous endpoints; describes the Token/Data/Handshake transaction sequence with examples and introduces transaction scheduling with transaction descriptors, frames and microframes; USB 2.0 Hubs are also discussed
  • Chapter 3: USB 3.0 Overview
    - Describes USB 3.0 topologies and backward compatibility features; USB 3.0 host controllers, and the layered protocol model are also discussed as well as the transaction protocol improvements (with examples)
  • Chapter 4: Link Traffic Types
    - Introduces SuperSpeed protocol layer packets, link commands and ordered-sets
  • Chapter 5 Part 1: Link and Physical Layer Hardware
    - Covers the hardware roles necessary to construct and transmit a SuperSpeed packet (header generation, framing of packets, scrambling, 8b/10b, etc.)
  • Chapter 5 Part 2: Link and Physical Layer Hardware
    - Covers the hardware roles necessary to process a received SuperSpeed packet (equalization, clock recovery, elastic buffer behavior, header processing, etc.)
  • Chapter 6: Link Flow Control and Error Handling
    - Defines the purpose and behavior or flow control in SuperSpeed USB as well as error handling and recovery with multiple examples
  • Chapter 7a: End-to-End Protocol and Protocol Packet Details
    - Describes the key elements needed for the end-to-end protocol including the different types of packets needed to complete IN and OUT transactions
  • Chapter 7b: IN and OUT Protocol Examples
    - Discusses the routing of transactions and provides numerous protocol examples of IN and OUT transactions
  • Chapter 8: Transfer Types and Bulk Transfer Protocols
    - Provides a detailed account of bulk transfer protocols including the motivations for this transfer type
  • Chapter 9: Interrupt Transfer Protocols
    - Provides a detailed account of interrupt transfer protocols including the motivations for this trasfer type
  • Chapter 10: Isochronous Transfer Protocols
    - Provides a detailed account of isochronous transfer protocols including the motivations for this trasfer type
  • Chapter 11: Control Transfer Protocols
    - Provides a detailed account of control transfer protocols including the motivations for this trasfer type
  • Chapter 12: USB Power Management
    - Defines the link power states of USB 3.0 and identifies the roles/responsibilities of both hardware and software in managing the link states
  • Chapter 13: Suspend and Resume
    - Covers the suspend and resume process as well as some platform power management issues like system exit latencies, etc.
  • Chapter 14: USB 3.0 Hubs
    - Describes the functional operation of USB 3.0 hubs from both the upstream and downstream port's perspectives; this includes discussions on port attachment, packet buffering, deferred transactions, etc.
  • Chapter 15: SuperSpeed Reset, Initialization and Configuration
    - Focuses on behavior of a device upon detecting a reset event
  • Chapter 16: SuperSpeed Link Training and LTSSM
    - Provides an overview of the states that comprise the LTSSM and then walks through a detailed account of the link training sequence
  • Chapter 17: Other LTSSM States
    - Covers the LTSSM states of Inactive, Disabled, Hot Reset and Recovery
  • Chapter 18 Part 1: USB 3.0 Enumeration and Configuration
    - Walks through the enumeration process of a USB 3.0 system
  • Chapter 18 Part 2: USB 3.0 Enumeration and Configuration
    - Shows the actual configuration of a USB 3.0 device plugged into a SuperSpeed hub port using the Ellisys USB 3.0 Protocol Analyzer
  • Chapter 19: SuperSpeed Physical Layer Electrical
    - Describes the physical layer electrical issues with SuperSpeed, including the differential transmitter and receiver, equalization, de-emaphasis, etc.; Discusses the LTSSM states of Compliance Mode and Receiver Loopback as well
Course Modules
ModuleLength
Chapter 1: Course Outline and USB 3.0 Motivation28 minutes
Chapter 2 Part 1: USB 2.0 Review30 minutes
Chapter 2 Part 2: USB 2.0 Review40 minutes
Chapter 3: USB 3.0 Overview63 minutes
Chapter 4: Link Traffic Types42 minutes
Chapter 5 Part 1: Link and Physical Layer Hardware38 minutes
Chapter 5 Part 2: Link and Physical Layer Hardware32 minutes
Chapter 6: Link Flow Control and Error Handling50 minutes
Chapter 7a: End-to-End Protocol and Protocol Packet Details21 minutes
Chapter 7b: IN and OUT Protocol Examples53 minutes
Chapter 8: Transfer Types and Bulk Transfer Protocols42 minutes
Chapter 9: Interrupt Transfer Protocols15 minutes
Chapter 10: Isochronous Transfer Protocols30 minutes
Chapter 11: Control Transfer Protocols22 minutes
Chapter 12: USB Power Management38 minutes
Chapter 13: Suspend and Resume32 minutes
Chapter 14: USB 3.0 Hubs50 minutes
Chapter 15: SuperSpeed Reset, Initialization and Configuration13 minutes
Chapter 16: SuperSpeed Link Training and LTSSM32 minutes
Chapter 17: Other LTSSM States15 minutes
Chapter 18 Part 1: Enumeration and Configuration33 minutes
Chapter 18 Part 2: Enumeration and Configuration51 minutes
Chapter 19: SuperSpeed Physical Layer Electrical26 minutes