MindShare - Intel 32/64-bit x86 Architecture (Training)

View All Training Courses

Intel Architecture

Intel Processor and Platform Architecture Intel 32/64-bit x86 Architecture Intel x86 Code Performance Analysis

AMD Architecture

AMD 32/64-bit x86 Architecture

ARM Architecture

ARM Course List ARM Architecture ARMv8-A and ARMv9-A 64-bit Architecture ARMv7 32-bit Architecture ARM MCU Architecture ARM Cortex M0 and M0 Plus Hardware Design ARM Cortex-M3 and M4 Hardware Design ARM 64-bit v8A Processor-Based Server SoC Architecture ARMv8-M Architecture

Programming

x86 Architecture Programming

Deep Learning

Virtualization Technology

PC Virtualization IO Virtualization on Intel Platforms IO Virtualization on ARM Platforms

IO Buses

PCI Express PCIe Security USB4 USB Type-C and Power Delivery USB 3.2 xHCI for USB Thunderbolt CXL - Compute Express Link MIPI I3C UCIe - Universal Chiplet Interconnect Express CXL Security UALink-Ultra Accelerator Link

Memory Technology

DRAM (DDR5/LPDDR5) Architecture DRAM (DDR4/LPDDR4) Architecture Mobile DRAM (LPDDR4 and LPDDR3) Architecture DRAM (DDR4 and DDR3) Architecture High Bandwidth Memory (HBM) Architecture

Storage Technology

NVMe NVMe-oF SAS Serial ATA

x86 Firmware

UEFI Architecture

View All eLearning Courses

PCI Express Courses

PCIe6 Update PCIe Security Comprehensive PCIe 5.0 Advanced PCIe Core PCIe Fundamentals of PCI Express PIPE 6.0 - PHY Interface for PCI Express and more

CXL Courses

CXL Fundamentals Comprehensive CXL 2.0 CXL 3.1 Update

USB Courses

USB4 Architecture USB Type-C and Power Delivery USB 3.2 Update Comprehensive USB 3.1 xHCI

x86 Architecture Courses

Intel x86 Processor and Platform Architecture Thunderbolt 3 Fundamentals x86 Architecture

ARM Courses

ARM Course List Fundamentals of ARM Architecture ARMv8-M and v8.1-M ARM 64-bit Architecture (ARM v8-A)

ARM v8-A Registers and Instruction Set

ARM v8-A Memory Management

ARM v8-A Exceptions and Interrupts Comprehensive ARM Architecture

ARM v7 Registers and Instruction Set

ARM v7 Memory Management

ARM v7 Exceptions and Interrupts

Fundamentals of AMBA ARM 32-bit Architecture (ARM v7) ARM v8-A Porting and Software Optimization ARM v8-A (64-bit) Pipelines ARM MCU Architecture ARM Cortex-M7 Processor Fundamentals of ARMv8-A

Memory Courses

Modern DRAM (DDR5 / DDR4 / LPDDR5 / LPDDR4) I3C Architecture Fundamentals of DRAM

Storage Courses

SAS 3.0 Storage Technology Advanced Host Controller Interface (AHCI) NVM Express 1.4 NVMe-oF SATA 3.2 Technology Universal Flash Storage (UFS)

Virtualization Courses

PC Virtualization IO Virtualization for Intel Platforms

Firmware Courses

UEFI x64 Architecture

View All Books FireWire System Architecture (2nd Edition)HyperTransport 3.1 Interconnect Technology HyperTransport System Architecture InfiniBand Network Architecture ISA System Architecture (3rd Edition)PCI Express System Architecture PCI Express Technology 3.0 PCI System Architecture (4th Edition)PCI-X System Architecture SAS Storage Architecture SATA Storage Technology The Unabridged Pentium 4 Universal Serial Bus System Architecture USB 3.0 Technology x86 Instruction Set Architecture

View All Public Courses

Arbor

Intel 32/64-bit x86 Architecture

Training

Books

Resources

Training

Let MindShare Bring "Hands-On x86 Architecture" to Life for You

This course teaches the x86 architecture (both 32-bit and 64-bit) through a mix of lectures and hands-on programming labs. All topics are explained in lecture format first and then the students are given programming labs in Assembly Language to reinforce the concepts and to get hands-on experience working with x86 processors at a very low level.

MindShare Courses On the x86 Architecture:

Course Name
Classroom
Virtual Classroom
eLearning

Hands-On Intel 32/64-bit x86 Architecture
5 days
5 days
Show Me

Fundamentals of Intel 32/64-bit x86 Architecture
1 day
1 day

Intel x86 Processor and Platform Architecture
5 days
5 days
Show Me

Hands-On x86 Assembly Language Basics
4 days

All of MindShare's classroom and virtual classroom courses can be customized to fit the needs of your group.

Hands-On Intel 32/64-bit x86 Architecture Course Info

You Will Learn:

x86 architecture basics like an overview of the instruction set, register set and operating modes
The behavior of segmentation, how it was originally intended to be used and how it is actually used by operating systems today (both 32-bit and 64-bit OSs)
How to setup system calls using multiple methods (and what are benefits / side-effects of each)
How to setup interrupt service routines for both software and hardware interrupts as well as exceptions
How to implement paging in both the 32-bit environments as well as the 64-bit environments including using various page sizes
What the concepts of virtualization are and the behavior of the x86 hardware extensions for virtualization (including benefits and side-effects)

Course Length: 5 Days (but can be customized to your needs / duration)

Course Outline:

x86 Instruction Set Background
Intro to the Instruction Set
- General Purpose Instructions
- Floating Point and SIMD Instructions
  - x87, MMX, SSE, AVX, AVX-2, AVX-512
- Program Flow-related Instructions
- Hardware-Related Instructions
Intro to the Register Set and Address Spaces
- General Purpose registers (GPRs)
- x87 / MMX registers
- XMM / YMM /ZMM registers
- Segmentation registers
- Control registers
- Debug registers
- Model-Specific registers (MSRs)
- Memory, IO, and Configuration Spaces
Operating Modes
- Real Mode
- Protected Mode
- Virtual-8086 Mode
- System Management Mode
- Long (IA32e) Mode
  - 64-bit Mode
    - REX prefixes
  - Compatibility Mode
Real Mode Operation
Introduction to Multitasking
Segmentation (Protected Mode)
- Privilege Levels (Rings)
- Code and Data Segment Descriptors
- Segment Registers (CS, SS, DS, ES, FS, GS)
- Global Descriptor Table (GDT)
- Local Descriptor Table (LDT)
- Flat memory model vs protected memory model
- HANDS-ON LAB: covering Protected Mode Segmentation
- Segmentation in Long Mode
Control Transfers
- Far Jumps and Calls
- Call Gates
- Optimized System Calls
  - SYSCALL / SYSRET
  - SYSENTER / SYSEXIT
- Automatic Stack Switching
- HANDS-ON LAB: covering system calls
- Control Transfers in Long Mode
Task Management
- Software vs. Hardware task switching
- Task State Segments (TSS)
- Task Gates
Interrupts and Exceptions
- Hardware vs. Software interrupts
- Vectors
- Interrupt priorities
- Exceptions and their classifications (faults, traps and aborts)
- Interrupt Descriptor Table (IDT)
- Interrupt Gates vs Trap Gates
- Stack behavior on an interrupt / exception
  - Error codes
- HANDS-ON LAB: covering interrupt handling
- Interrupt handling in Long Mode
Paging
- Purpose of Paging
- Paging Basics
  - Physical vs. Virtual (Linear) Address Space
  - Swap space (secondary storage)
  - x86 paging structures
    - Page Directory Entries (PDEs)
    - Page Table Entries (PTEs)
- TLBs (Translation Lookaside Buffers)
  - Managing TLBs (INVLPG, PCID, VPID topics etc.)
  - Global pages
- x86 Paging Modes (features)
  - Page Size Extensions (PSE)
  - Physical Address Extensions (PAE)
    - 3-level lookup: Page Directory Pointer Entries (PDPE)
  - IA32e (Long) Mode Paging
    - 4-level lookup: Page Map Level 4 Entries (PML4E)
  - Execute Disable functionality
- HANDS-ON LAB: covering paging
Memory Types
- Intro to Caches
- Memory Types
  - UC – Uncacheable (and UC-)
  - WC – Write Combining
  - WP – Write Protect
  - WT – Write Through
  - WB – Write Back
- Assignment Mechanisms
  - Memory Type and Range Registers (MTRRs)
  - Page Attribute Table Register (PAT)
Intro to Virtualization Technology (Intel-VT)
- What is virtualization
- Hardware extensions: Intel-VTx
  - VMX Root Mode (Host Mode) vs VMX non-Root Mode (Guest Mode)
  - Virtual Machine Control Structure (VMCS)
  - Intel-VT instructions (VMLAUNCH, VMRESUME, etc.) and #VMEXIT
- Memory Management with Virtualization
  - Shadow Page Tables
  - Extended (Nested) Page Tables
  - TLB Management with Virtualization
Data Protection Extensions
- Intel SGX (Software Guard eXtensions)
- Intel MPX (Memory Protection eXtensions)
Performance Monitoring
- Precision Event Based Sampling (PEBS)
System Management Mode

Recommended Prerequisites:

General Familiarity with computer architecture.

Supplied Materials:

MindShare’s x86 Instruction Set Architecture Book or eBook.
Author: Tom Shanley
Publisher: MindShare Press
Available through the MindShare Store and major bookstore outlets.

Students will be provided with the MindShare x86 debugger used for the labs in class and an electronic version of the slides.

SCHEDULE THIS CLASS

PREVIEW A RELATED eLEARNING COURSE


Intel x86 Processor and Platform Architecture eLearning Course (more info)

Click here to [close]

The MindShare eLearning preview presented here requires JavaScript to be enabled and the latest version of the Adobe Flash Player. If you are you using a browser with JavaScript disabled please enable it now. Otherwise, please update your version of the free Adobe Flash Player by downloading here.

	LOOK INSIDE THIS BOOK

x86 Instruction Set Architecture