DRAM (DDR5/LPDDR5) - 8 Half-Day Course
DRAM (DDR5/LPDDR5) - 8 Half-Day Course

Location: Virtual Classroom

Instructor: John Swindle

Duration: 8 half-days

Date: 02/02/27 to 02/05/27

and: 02/08/27 to 02/11/27

Time: 1:30pm - 5pm US Pacific Time

$2995.00

Price per Learner (volume discounts available for 5 or more learners; contact us for more details)

Overview

Whether you are new to DRAM or an industry veteran seeking the latest and greatest standards, you will learn more than you expect from MindShare's DRAM courses. You may be well-versed on modern serial protocols but learning parallel-bus protocols of DDR DRAM will be valuable. You might have worked extensively with mainstream PC DRAMs and now you need to learn low-power LP DRAM designs. Any time your work requires you to design, develop, validate, verify, test, debug or support DRAM interfaces, you should seriously consider taking MindShare's classes.

Course Outline

  • System Architecture
    • PC Platform Architecture
    • NUMA Architecture
    • SoC Architecture
  • Back to the Future DRAM Intro
    • It's more similar than it is different
  • DRAM Cell Architecture
    • Problems of Activation, Precharge and Refresh
  • DRAM Device Architecture
    • SDRAM thru DDR5
    • DDR4/DDR5 Bank Groups
    • LPDDR4 and LPDDR5
    • LPDDR5 Bank Groups
  • Packaging
    • Monolithic
    • Stacked Die
    • WideIO Stack
    • 3DS, Hybrid Memory Cube, High Bandwidth Memory (HBM)
    • Package-on-Package
    • Dual LPDDR4 Channels
  • DRAM Controller Basics
    • Functional Blocks
    • Address Translation/Address Mapping Examples
  • Device and Dual In-Line Memory Module (DIMM) Pin Descriptions
    • DDR4
    • DIMM
  • Introduction to DIMM Architecture
    • UDIMM
    • RDIMM
    • LRDIMM
    • Fly-by-Routing
  • Bank State Machines, Commands, Waveforms
    • DDR4
  • Refresh
    • Auto Refresh
    • Self Refresh
    • Auto Self Refresh
  • Device and DIMM Pin Descriptions
    • DDR5
    • DIMM
    • LPDDR4
    • LPDDR5
  • DDR4 and DDR5 DIMM Architecture
    • UDIMM
    • RDIMM
    • LRDIMM
    • NVDIMM
    • PMIC
    • DDR4 On-DIMM Address Mirroring
    • DDR5 Mirroring
  • Bank State Machines, Commands, Waveforms
    • DDR5
    • LPDDR4
    • LPDDR5
  • Newer Forms of Refresh
    • Per-Bank and Fine Granularity Refresh
    • Temperature Compensated Refresh
    • Self-Refresh Abort, Fast Exit
  • Electrical Specifications
    • DDR4/DDR5 POD
    • LPDDR4/LPDDR5 LVSTL
    • IDD Specifications, Example
  • Power Management
    • Power Down and Self Refresh
    • DDR4/DDR5 Max Power Saving Mode
    • LPDDR4/LPDDR5 Frequency Setpoints (FSP)
    • LPDDR5 Dynamic Voltage and Frequency Scaling
  • Introduction to Signal Integrity Issues
    • Sources and Solutions
    • Derating and Margining
  • On-Die Termination
    • Sync/Async ODT
    • DDR4/DDR5 Dynamic ODT
    • LPDDR4 Data Group ODT and Command Bus ODT
    • DDR4/DDR5 Park Mode
    • DDR5 Command Bus ODT
  • Initialization, Calibration, and Training
    • JEDEC Initialization
      • DDR4, DDR5 Mode Registers
      • DDR4, DDR5 Initialization
      • LPDDR4, LPDDR5 Mode Registers
      • LPDDR4, LPDDR5 Initialization
    • Calibration and Training
      • ZQ Calibration
      • InternalVref Training
      • CA Command Bus Training
      • Read Calibration
        • Including Duty Cycle Adjustment
      • Write Calibration
        • Including DFE, FIFO, DQS Oscillator and Loopback
      • Write Leveling
  • Errors and Error Handling
    • Sources of Errors
    • DIMM ECC
    • DDR5 On-Die ECC
    • DIMM Parity
    • DDR4 CA Parity
    • DDR4 Write CRC
    • DDR5 Read/Write CRC
    • LPDDR5 Link ECC
    • MR Readout via Multi-Purpose Register
    • Row Hammer and Target Row Refresh
    • Post Package Repair
  • Testing
    • DRAM Functional Tests
    • Structural Test Example
    • Cell Test Example
    • DRAM Parametric (pin) Tests
    • DDR4 Connectivity Test Mode
    • DDR5 Loopback Mode

Training Materials

Prerequisites

General understanding of digital logic, computer architecture and DRAM architecture fundamentals.